#6/a
3/14/00

Our Reference: ENL-197-A PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jan Nigel Harvey

Serial Number: 09/010,256

Filing Date: January 21, 1998

Examiner/Art Group Unit: Y. Encarnacion/2751

Title: MICROPROCESSOR CACHE CONSISTENCY

AMENDMENT

Assistant Commissioner of Patents
Washington, D.C. 20231

Sir:

If any charges or fees must be paid in connection with the following communication, they may be paid out of our Deposit Account No. 25-0115.

The Office Action dated October 26, 199 has been received and carefully reviewed. Please amend the above-identified patent application as indicated below.

In the claims:

Please cancel claims 1-8.

Please add the following new claims:

8. (New) A method of managing memory in a system wherein the system comprises:

at least two processors and a system memory, each processor having a cache memory; and

wherein the system memory is divided into pages each of which initially has a "free" status and is subdivided into unallocated blocks;

wherein the method comprises:

if a first block of memory is required for storage of data local to a specific processor then:

16

A